We present a study of electrostatic gating of VO 2 thin films in ionic-liquid-based electric double-layer transistor geometry. Devices were fabricated by lithographic patterning of VO 2 thin films as channel on sapphire substrates, ionic liquid as gate dielectric, and Au as gate/source/drain electrode, respectively. A significant unipolar increase in channel conductance at room temperature is observed. The VO 2 channel resistance decreases $50% at þ 2 V gate bias, whereas it increases slightly under negative bias. The polarity dependence of resistance modulation suggests electrons to be a dominant carrier, which is consistent with Hall measurements. In the high-temperature metallic state of VO 2 , no gating effect is observed. The effect of multiple transition cycles on the channel resistance change under bias is discussed. The study contributes to on-going efforts to realize roomtemperature field-effect switches with correlated oxides.
I. INTRODUCTION
Electrostatic tuning of carrier concentration in correlated oxides such as vanadium dioxide (VO 2 ) thin films with electric field is an active area of interest. 1, 2 The studies may contribute to advancing room-temperature phase-transition field-effect transistors 3 and also to understanding the nature of carrier-mediated transition in such correlated oxide materials. However, studies with typical deposited solid-gate dielectrics on thin-film VO 2 have been challenging because of gate leakage currents, limited annealing process windows for processed devices, or morphology control prior to gateoxide deposition that requires thick insulators. 1 Electric double-layer transistor (EDLT) with ionic-liquid (IL) gate dielectrics is an alternate approach to conventional solid-gate insulators, and has been previously utilized to investigate field effects in various semiconducting and correlated oxides. [4] [5] [6] In this paper, we report the first studies of an ILgated field-effect device fabricated with VO 2 thin films on sapphire substrates.
II. EXPERIMENTS
VO 2 thin films were grown on c-plane sapphire substrates using radio frequency (rf) magnetron sputtering with a V 2 O 5 target. During growth, the pressure, Ar gas flow rate, and substrate temperature were kept at 10.0 mTorr, 100 sccm, and 550 C, respectively, leading to crystalline films. Photolithography were employed to pattern the VO 2 thin film using a Suss MJB4 mask aligner. Shipley 1813 photoresist and CD-26 developer were used with spin-coating speed at 4000 rpm ($1.3 lm thick) and development time of 60 s, respectively. After development, the VO 2 thin film was dry etched with a reactive ion etcher. Numerous experiments were carried out to optimize the etching protocols. During the dry etching, the forward plasma power was kept at $100 W with 5.0 sccm CF 4 plus 10.0 sccm Ar gas flow. The dry etching rate was $0.6 nm/s. Au(200 nm)/Ti(20 nm) metal contacts were deposited using an electron-beam evaporator and patterned with a lift-off process. Two different device geometries were employed in the studies. The optical microscopy images are shown in Figs. 1(a) and 1(b), respectively. The VO 2 channel dimensions in both structures are 5 mm Â 1 mm [different magnification for Figs. 1(a) and 1(b)]. Ionic-liquid droplets were dropped using a micro-pipet to cover the regions within the dashed line areas shown in Figs. 1(a) and 1(b). Two types of ILs were employed, one is DEME-TFSI [N, N-Diethyl-N-methyl-N-(2-methoxyethyl) ammonium bis (trifluoromethanesulfonyl)imide from Kanto Corporation, Japan], and the other is EMIIm [1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide from Covalent Associates Incorporated, USA], which are commonly used in EDLTs utilizing various channel materials. [4] [5] [6] The leakage current of the ILs are within 10 À8 to 10 À9 A range at room temperature and much lower than the current flowing through the VO 2 channel. Coplanar Au metal pads underneath the ILs (referred to planar gate) and Au wires inserted into the ILs (referred to vertical gate) were employed as gate electrodes in Figs. 1(a) and 1(b), respectively. The gate geometry, dimensions, and IL employed for different devices A-E were summarized in Table I . The electrical properties of both ILs including leakage current, electrochemical stability, and capacitance were characterized using Keithley 2635A, Agilent E4980A, and Solartron 1287 and 1260 impedance analyzer. The current-voltage (I-V) characteristics of the fabricated VO 2 devices were measured using a Keithley 2635A meter integrated with a temperaturecontrollable probe station. (2012) with the source electrode grounded, respectively. Roomtemperature Hall-effect measurements were performed on a reference VO 2 -on-sapphire thin-film sample grown under identical conditions in Van der Pauw geometry using a MMR K2500 Hall system.
III. RESULTS AND DISCUSSION
Figure 3(a) shows the temperature-dependent channel resistance on a representative VO 2 EDLT device A under 0 V (squares), 2 V (circles), and À2 V (diamonds) gate bias. [The temperature dependence of the VO 2 channel resistance is measurement-cycle dependent and reversible, which is discussed in more detail at the end of this section. The data shown in Fig. 3(a) was the initial-cycle measurement from low to high temperature.] The phase-transition temperature is typically defined as the minimum in the derivative logarithmic plot of the resistance. As shown in the inset in Fig. 3(b) , the phasetransition temperature of VO 2 shows a slight decrease of $0.5 C (from 71.88 C to 71.35 C) when the gate bias changes from 0 to 2 V, whereas phase-transition temperature of VO 2 shows less than 0.1 C increase when gate bias changes from 0 to À2 V. Similar metal-insulator transition temperature decrease because of the carrier density changes under gate bias has recently been observed in NdNiO 3 thin films. on the I-V curves in Fig. 4(a) , whereas the right y axis shows the relative resistance change at 2 V and À2 V compared to 0 V. At 25 C, the VO 2 channel resistance decreases significantly from $109 kX to $67.7 kX ($40% decrease), when the gate bias increases from 0 to 2 V, whereas the VO 2 channel resistance increases slightly from $109 kX to $112 kX, when the gate bias changes from 0 to À2 V. The unipolar field effect is important to note because it rules out Joule heating-induced change in the channel resistance. At 100 C (i.e., in the metallic state), no evident VO 2 channelresistance change is observed with gate bias as shown in Fig.  4(b) . Figure 5(b) shows how the resistance changes with gate voltage in a smaller device E with channel length 40 lm and width 160 lm. Resistance decreases larger than 50% at þ 2 V gate bias. Also note that this device's channel resistance is clearly field-dependent. The channel resistance at þ 1.5 V gate bias is in between the values at þ 1 V and þ 2 V gate bias. Hall-effect measurements on the reference sample show that the VO 2 is n-type with a carrier concentration of $3.1 Â 10 18 cm -3 at room temperature (under zero bias), which is consistent with previous studies. 8, 9 So under zero bias, the Fermi level of the VO 2 is located between the center of the bandgap and conduction band edge. Under positive gate bias, the channel electron carrier density increases because of accumulation and leads to channel conductance increase. The larger the positive gate bias, the stronger accumulation (i.e., the closer the Fermi level to the conduction band edge). While under negative gate bias, the band slightly bends upward and leads to weak depletion, so the channel conductance slightly decreases.
To check the reproducibility of the IL-gating effect on VO 2 thin films, several VO 2 devices were fabricated (Table I) , and multiple measurements on each device were performed. The results are summarized in Figs. 6(a) and 6(b), with the error bars based on statistical analyses of multiple measurements. The results from the different devices show a consistent trend. It was found that the transverse capacitance of EMIIm and DEME-TFSI on VO 2 is 20 lF/cm 2 and 18 lF/cm 2 , respectively, at low frequencies, which would lead to slightly different changes in carrier densities at the same gate voltage. On average, the VO 2 channel resistance decreases significantly and the transition temperature decreases slightly at þ 2 V gate bias. At À2 V gate bias, the channel resistance remains unchanged or increases slightly. (The channel resistance under À2 V bias of sample B-D lies inside the error bars of the zero-bias channel resistance.) An interesting observation is that the temperature dependence of the VO 2 channel resistance is also number-of-measurement-cycle dependent and reversible. Figure 7 (a) shows a series of continuous R-T measurements on device A under þ 2 V gate bias. It was observed that VO 2 channel resistance kept decreasing until saturation. (VO 2 channel resistance shows a more-thanone-order decrease at þ 2 V comparing to zero bias.) When the gate bias was changed to 0 V, the VO 2 channel resistance increased gradually until it nearly reached the initial resistance value of the VO 2 channel. It was found that the VO 2 channel resistance decreases under þ 2 V gate bias, and an increase back under 0 V gate bias cannot be completed within one cycle but has to go through several cycles, which suggests a certain relaxation time. However, the entire process is reversible from positive to zero bias and vice versa for the opposite polarity. The VO 2 channel in most of the devices "breaks down" when the gate bias is increased to þ 3 $ 4 V, which implies that the VO 2 channel resistance cannot be reversed back to the initial value once the gate bias and ionic liquid are removed. This is likely to be a result of electrochemical reaction. The electrochemical stability window of both ionic liquids has been determined to be around 5 V, which is similar to stability on other materials. 5, 6 It was found that when the gate bias is limited to 2 V, the channel resistance saturates instead of decreasing/increasing with time. Between À2 V and þ 2 V, positive gate voltage (> 1 V) decreases the VO 2 channel resistance, whereas insignificant VO 2 channel resistance change under negative gate voltages have been consistently observed.
We note that time-dependence on gating effect in threeterminal VO 2 devices has been seen previously. Ruzmetov et al.
1 observed a VO 2 channel conductance modulation up to 5% under þ 5 V gate bias through a SiO 2 dielectric layer and found that the channel conductance continues to increase with time, and the magnitude of this effect depends on the electrical and thermal measurement history of the device. They attributed the reasons possibly to slow filling of traps at the VO 2 /gate oxide interface. In a recent study by Sengupta et al.,
2 the authors investigated VO 2 nanobeam devices using HfO 2 as gate dielectric. They reported that the response of VO 2 channel resistance to electric field was hysteretic and reversible (showing modulation up to $6%). The area of the hysteresis loops and the maximum modulation magnitude under gate bias depends on the gate voltage sweeping rate, and a phase lag exists between the response of the channel conductance and gate voltage, which was suggested to be due to lattice effects. The gate voltage may modify the strain; hence, the time-dependence has a similar time constant as a mechanical relaxation time. Compared with these results, the "time-dependent" trend observed here is consistent and possibly a result of either the slow filling of traps at the VO 2 /IL interface or the relatively slow mechanical relaxation rate of VO 2 . It is also worthwhile to point out that the IL-gated VO 2 EDLT device shows nearly one order larger channel conductance modulation than typical soliddielectric layer-gated VO 2 FET devices explored in previous studies accessible under similar gate-bias voltage range. Further experiments are planned to address the timedependent effects and obtain mechanistic insights into their origin.
IV. CONCLUSION
In summary, we have observed unipolar field effect at room temperature in ionic-liquid gated VO 2 three-terminal devices. The VO 2 channel conductance at room temperature increases under þ 2 V gate bias, whereas a slight decrease of VO 2 channel conductance is observed under À2 V gate bias. The polarity dependence of the field effect suggests electrons as the dominant carriers, which is consistent with Hall measurements. At a high-temperature metallic state of VO 2 , no gating effect is observed. The phase-transition temperature of VO 2 shifts correspondingly by the external gate, which shows a slight decrease of $0.5 C under þ 2 V voltage, whereas a less than 0.1 C increase under À2 V gate voltage is observed. The results could be of relevance to emerging research directions in correlated oxide electronics. 
